ECE 310L: Microelectronic Circuits Lab

Lab 8: Source Follower

Name:

Joe McCarver

Lab partner:

Chanyu Guo

# Objectives:

Construct NMOS source follower for output voltage buffering.

Construct and verify the operation of an NMOS unity gain amplifier for small signal.

# Background:

Some amplifiers are designed to act primarily as buffers, where they isolate circuits by providing high input impedance while providing a voltage gain of nearly one, or unity gain. As a result, it is also known as a *voltage follower* because the output voltage follows or tracks the input voltage. With a basic single-stage MOSFET topologies, voltage follower can be achieved by a *common-drain amplifier*, also known as a *source follower*. In this circuit, the gate terminal of the transistor serves as the input as shown in Figure 1. The source is the output, and the drain is common to both (input and output), hence the name of common-drain amplifier.




Figure 1. Source follower circuit with JFET

In this lab, we will demonstrate two applications of source follower: (1) as a voltage buffer for switched mode power supply and (2) as a power amplifier for small signal.

## Buffered Buck Converter

In Lab 6: Switch-Mode Power Supply, we demonstrated that buck converter has the ability to convert the main voltage to any voltage lower than the main voltage at a much higher efficiency (typical 95% or above) than a linear regulator. For example, in a computer (12 V in a desktop, 12-24 V in a laptop) down to the 0.8-1.8 volts needed by the CPUs. However, the output of the circuit in Lab 6 shows a strong dependency on load resistance which is called poor load regulation. In the following pre-lab question 1, you will be asked to model a buck converter and calculate the load regulation of the circuit. You will observe that the circuit has a load regulation higher than 20%.

In practice, 20% load regulation is hardly acceptable. We would like the power supply to provide a constant voltage regardless of the load. A typical power supply has a load regulation of 5% or better. To improve load regulation, a voltage buffer amplifier can be used to transfer a voltage from the buck converter, having a high output impedance level, to a second circuit with a low input impedance level. The buffer amplifier prevents the second circuit from loading the first circuit unacceptably and interfering with its desired operation.

Figure 2 shows a source follower formed with a simple MOS current source using M2. The current source offers high resistance when operated in the saturation region. The voltage applied at gate of M2 that is *V*B makes sure that M2 operates in saturation all the time. The amount of DC voltage level shift between output *V*out and input *V*in is affected by *V*B. In pre-lab question 2, we will form a simple buffered buck converter by connecting the output of a buck converter in series with the source follower. You will be asked to calculate the load regulation again and find out how much it is improved with buffer amplifier.




Figure 2. Constant current buffer amplifier

It’s important to note that the circuit in Figure 2 would not be used in the real world since the current is dependent upon the gain and threshold voltage of M2 which varies greatly between transistors and with temperature. To minimize those effects, a resistor is typically added in series with the source of M2 to ground to add some negative feedback. However, we will not explore this option in this lab.

## Small-Signal Unity Gain Amplifier

Another application of source follower is to isolate sensors from readout electronics, for example, to separate a thermocouple or thermistor from an ADC. They can be used for driving ADCs as ADCs can draw current in large bursts when they sample their input, and this can be disruptive to whatever circuitry might be sourcing the signal.

Also imagine a microcontroller can supply 1 mA but you need at least 10 or 20 mA to drive something (e.g. LED, relay, etc). Most voltage followers can supply more current than microcontroller I/O pins. Although the voltage gain of a voltage buffer amplifier may be (approximately) unity, it usually provides considerable current gain and thus power gain.

The common-drain NMOS amplifier shown in Figure 3 is one such amplifier for small signal. The resistive network *R*1–*R*3 is designed to place the MOSFET at an optimal working point. In prelab question 4, you will be asked to find out what if MOSFET is not biased optimally. The name source follower indicates the output is taken from the source and is in phase with input, i.e. *V*S “follows” *V*G. The term common drain comes from the idea that the drain is connected directly to *V*DD with no load resistance and in the AC analysis the supply rail, *V*DD, is a ground reference. The voltage gain (AV) of the source follower is inherently less than one and is generally in the range 0.8 – 0.9. The current gain can be much higher than one, though, allowing the source follower to buffer between a high-impedance source and a low-impedance load.




Figure 3. N-channel MOSFET source follower circuit

The input coupling capacitors are very large, so their poles will be near 0. The low frequency response of the system will thus be determined by *C*2. The RC time constant will set the cut-off frequency so in this design the significant time constant will be *C*2 and the equivalent resistance seen by *C*2.

In the NMOS amplifier the time constant will be determined by the output capacitor, *C*2, which is in series with the load resistor and the parallel combination of the source resistor and the impedance seen in the NMOS source, .



# Pre-Lab Assignment:

Question 1: Simulate the circuit in Figure 4 in LTSPICE for *V*SWITCH = 0–12V rectangular wave at 25 KHz. Find the duty so that *V*OUT is 6V (within ±2%).




Figure 4. An open feedback swith-mode power supply

In the textbox below, show the LTSPICE circuit model and the output waveform after *V*OUT reaches steady state.

Keep the duty cycle and change the load resistance *R*L to 6 KΩ and 2 KΩ, find out the output voltage *V*OUT and ripple voltage. Calculate load regulation of the circuit and fill in the table below.

Table 1: Buck Converter Circuit

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Load resistance, *R*L | Calculated values | | | |
| Duty Cycle | Output Voltage (V) | Ripple Voltage (mV) | Load Regulation (%) |
| 10 KΩ |  |  |  |  |
| 6 KΩ |  |  |
| 2 KΩ |  |  |

Question 2: A simple buffered buck converter is shown in Figure 5. Simulate the circuit in LTSPICE for *V*SWITCH = 0–12V rectangular wave at 25 KHz. Find the duty so that *V*OUT is 6V (within ±2%).




Figure 5. Buffered buck converter

In the textbox below, show the LTSPICE circuit model and the output waveform after *V*OUT reaches steady state.

Table 2: Buffered Buck Converter Circuit

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Load resistance | Calculated values | | | |
| Duty Cycle | Output Voltage (V) | Ripple Voltage (mV) | Load Regulation (%) |
| 10 KΩ |  |  |  |  |
| 6 KΩ |  |  |
| 2 KΩ |  |  |

Question 3: Use LTSPICE to calculate the frequency response of the circuit shown in Fig. 3 in the frequency range of 10 Hz to 100 KHz. Use the SPICE model of ZVN3306A and *V*IN = 1 V in LTSPICE. Show both amplitude and phase in the Bode plot. Determine the frequency of 3 dB point.

Question 4: In addition to frequency response, another important design consideration for an amplifier is clipping. Clipping is a form of waveform distortion that occurs when the amplifying circuit is overdriven and attempts to deliver an output voltage beyond its maximum capability. For an audio amplifier, clipping leads to sound distortion and should be avoided in most cases.

Many factors can contribute to clipping such as power drawn exceeding supply capability, poorly designed bias point for the transistors, and current saturation. In this lab, we will examine how bias point affects the clipping of an amplifier. The NMOS source follower circuit shown in Figure 3 is modeled with LTSPICE in transient mode, as shown in Figure 6. The source *V*IN is a sinusoidal wave with a frequency of 1 KHz and an amplitude of 12 Vp-p.



Figure 6. LTSpice transient model of a NMOS source follower

Figure 7 shows the output voltage *V*OUT as a function of time as well as *V*IN. The transient calculation is performed for 100 ms (100 periods to ensure that the circuit reaches a steady state) but only the last 10 ms is shown in the figure. It is clear that the *V*OUT is slightly clipped at the peak (near +6 V). With a power supply voltage of 12 V, this clipping is expected. The peak-to-peak voltage is, at the minimum, limited to the power supply voltage less a small amount due to the saturation voltage (*R*DS(on) for FET or *V*CE(sat) for BJT).



Figure 7. The input and output waveforms of NMOS source follower. A small voltage clipping can be observed for the output.

The voltage clipping can also be analyzed in the frequency domain. In LTSPICE, right click on Fig. 7 and choose FFT. Clipping produces harmonics at higher frequencies than the unclipped signal, as shown in Fig. 8 These high frequency energy can be very harmful as they has the potential to damage a loudspeaker's tweeter via overheating.




Figure 8. The FFT spectra of the input and output waveform. It is clear that the output produces higher harmonics components (at 2 KHz, 3 KHz, etc.) than the input voltage.

The peak-to-peak output can be further reduced if the output stage does not have a quiescent DC output voltage set to half the supply voltage. For the amplifier circuit shown in Figure 3, the Q-point for *V*DS shall be around 6 V to achieve the maximal unclipped peak-to-peak output.

If *R*2 is replaced by a 100 KΩ, show the *V*OUT as a function of time for *V*IN = 12 Vp-p. What is the maximal peak-to-peak output without clipping?

# Materials:

DC power supply, HP E3631A

Oscilloscope, Agilent DSO5014A

Signal generator, Agilent 33220A

DMM, Agilent E3631A

Solderless breadboad

Hookup wires

Resistors: various

Capacitors: 10uF, 100nF

Diode: 1N5230B, 1N4148

Transistors: ZVN3306A, 2N2222A

# Setup:

Turn on power to the DMM, oscilloscope, power supply, and signal generator. Set the power supply +25V current limit to 100 mA.

Pay careful attention to the transistor pin-out as shown in Fig. 6 to avoid damaging them.



(a)



(b)

Figure 6: Pin-out layout for (a) ZVN3306A and (b) 2N2222A.

# Lab Assignment:

1. Use the DMM to measure the values of the resistors. Use the measured component values in your calculations.

Table 1. Measured Capacitance and Resistance

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Expected Value | 1μF | 18mH |  |  |
| Measured Value | 1.00μF | 19.315mH |  |  |
| Expected Value | 10k Ω | 2k Ω | 2k Ω | 2k Ω |
| Measured Value | 9.93k Ω | 1.997k Ω | 1.998k Ω | 1.988k Ω |

1. Construct the circuit shown in Figure 5 and record duty cycle when VOUT = 6 V (within ±5%). Keep the duty cycle and change load resistance to 6 KΩ and 2 KΩ. Measure VOUT and calculate load regulation. Record measurements and analyses in the textbox below.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Load resistance | Calculated values | | | |
| Duty Cycle | Output Voltage (V) | Ripple Voltage (mV) | Load Regulation (%) |
| 10 KΩ | 73 | 6.3 | 23 | 53 |
| 6 KΩ | 4.27 | 25.5 |
| 2 KΩ | 4.1 | 21.8 |

With the regulator connected with the power supply. The Load regulation supposed to be low. According to document found online, a well- regulated power supplies have lead regulations of less than 1%. In this lab, we failed to build a good buffer. I think it is because one of the NMOS is not functioning well. In the building process of the circuit, we found there is an NMOS is shorted (act like a diode), after replacing it, the output signal has a lower noise. However, by observing data above, the circuit is still having trouble remaining.

1. How do VOUT and load regulation compare with LTSPICE results in Prelab Question 2? What are the potential cause for discrepancy?

In LTSpice file, we put the load in Rl, instead of putting at Vout. After fixing the problem, the load regulation is lower than 1%. Again, I think it is because one of the NMOS is not functioning well. In the building process of the circuit.

1. Construct the circuit shown in Figure 3. Connect the oscilloscope to measure the input and *V*OUT.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Expected Value | 160k | 360k | 1.2k | 600 |
| Measured Value | 160.6k | 359.2k | 1.14k | 614 |
| Expected Value | 100k Ω |  |  |  |
| Measured Value | 99.37k Ω |  |  |  |

1. Measure and record the operating point of the transistor (*I*D, *V*DS). Note that there is no drain resistor to permit easy measurement of *I*D, but you can measure *I*S.



Vs\_avg = 10.8 Vs\_pp = 6.3

Vds = 1.2V Vo = 0.1v


Is = Id = Vs/Rs+Vo-Rload = 9mA

Qpoint(1.2v, 9mA)

1. Measure and plot the gain and phase characteristics of the amplifier from 10 Hz to 100 KHz. Use a 1 Vp-p sinusoid as the input. Plot your gain (dB) and phase measurements versus the input frequency. Use a logarithmic scale for frequency.




1. How does the measured low-frequency response of the amplifiers compare to the expected values?



It is close to the simulation (expected value) on gain, but little different of phase

1. Increase the input signal peak-to-peak voltage until the output signal becomes distorted or clips. What are the input and output voltage levels at this point? How do these voltages relate to the bias point of the amplifier?

Vin = 12.9V



The relationship between Q point and clip is showed in figure above. The signal exceed the bound will be clipped.

1. Change *R*2 to 100 KΩ and 70 KΩ. How does the change affect the maximum unclipped peak-to-peak voltage?

70k → clip begins at 4.7 v

100k → clip begins at 6.8 v

By increase R2 the maximum unclipped p-p voltage increase.